|
Verification Papers and Presentations |
|
ICCAD 2006 presentation: "Non-Determinism In C and RTL Models"
by Ira Chayut
|
|
Synopsys Insight article: "Functional Verification from a Manager's
Perspective" by Ira Chayut
|
|
DAC 2006 presentation: "CAD Challenges for Leading-Edge
Multimedia Designs" by Ira Chayut
|
|
SNUG Europe 2006 presentation: "When is 'Good Enough' Really
Good Enough?" by Ira Chayut
|
|
DesignCon 2006 presentation: "Why do so many chips fail?"
by Ira Chayut
|
|
DesignCon 2006 presentation: "Are we spending our verification
resources wisely?" by Ira Chayut
|