|
Verilog.Net's goal is to be the first
site you visit, when looking for Verilog information or resources.
If there is a useful URL that we missed, please let us know via e-mail by clicking here. If one of our links no longer work, please also let us know via e-mail by clicking here. Include the link name and page that the link is on. Thanks! Soon, a Verilog "Tips and Tricks" page will be installed. Fame, glory and token prizes will be bestowed upon those who have the best submissions. If you have a personal favorite Verilog trick, e-mail it by clicking here. If you wish to sponsor Verilog.Net with a banner-ad, contact us via e-mail by clicking here. |
|